



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/618,163	10/618,163 07/11/2003		Tsutomu Yamada	YKI-0093-C	4359
23413	7590	04/22/2004		EXAM	INER
CANTOR (The state of the s	BREWSTER,	BREWSTER, WILLIAM M	
55 GRIFFIN ROAD SOUTH BLOOMFIELD, CT 06002				ART UNIT	PAPER NUMBER
BEOOM IE	ED, CI	00002		2823	

DATE MAILED: 04/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/618,163	YAMADA, TSUTOMU
Office Action Summary	Examiner	Art Unit
	William M. Brewster	2823
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet with th	e correspondence address
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a r - If NO period for reply is specified above, the maximum statutory perions - Failure to reply within the set or extended period for reply will, by state that the period for the main three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be reply within the statutory minimum of thirty (30) od will apply and will expire SIX (6) MONTHS frute, cause the application to become ABANDC	e timely filed days will be considered timely. rom the mailing date of this communication. DNED (35 U.S.C. § 133).
Status		
Responsive to communication(s) filed on 11 This action is FINAL . 2b) ☑ The 3) ☐ Since this application is in condition for allow closed in accordance with the practice under	his action is non-final. wance except for formal matters,	
Disposition of Claims		
4) Claim(s) 1-12 is/are pending in the application 4a) Of the above claim(s) is/are withdrest is/are allowed. 5) Claim(s) is/are allowed. 6) Claim(s) 1-12 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and	rawn from consideration.	
Application Papers		•
9) The specification is objected to by the Exami 10) The drawing(s) filed on is/are: a) a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the	ccepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119	·	
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	ents have been received. ents have been received in Applic riority documents have been rece eau (PCT Rule 17.2(a)).	ation No. <u>10/112,929</u> . ived in this National Stage
Attachment(s)	_	
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date <u>071103</u>. 	4) Interview Summa Paper No(s)/Mail 08) 5) Notice of Informa 6) Other:	

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 5 are rejected under 35 U.S.C. 102(b) as being anticipated by Ishida et al., U.S. Patent No. 6,133,074.

Ishida anticipates a method for manufacturing a semiconductor device comprising the steps of:

in fig. 6C, forming a metal layer 11 over a partial region of a transparent substrate 71; in fig. 6E, forming a buffer layer 80 covering the metal layer;

forming an amorphous semiconductor film 63 above the buffer layer so that the amorphous semiconductor film at least partially overlaps the formation region of the metal layer with the buffer layer therebetween; and

polycrystallizing the amorphous semiconductor film through laser annealing to form a polycrystalline semiconductor film 83, col. 8, line 12 - col. 9, line 8;

limitations from claim 2: a method for manufacturing a semiconductor device according to claim 1, wherein the buffer layer alleviates thermal leakage caused by thermal conduction in the metal layer during polycrystallization of the

Art Unit: 2823

amorphous semiconductor film through laser annealing, due to the nitride layer 78 covered by an oxide layer 79, col. 8, lines 57-63; limitations from claim 5: in fig. 5, a method for manufacturing a semiconductor device according to claim 1, wherein the polycrystalline semiconductor film 81 forms an active layer 93 of a thin film transistor, col. 7, lines 12 - 41.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishida as applied to claims 1, 2, 5 above.

Ishida does not limit the thickness of the buffer film formed by the nitride layer 78 and the oxide layer 79, but leaves the practitioner to optimize these dimensions.

"Normally, it is to be expected that a change in temperature, or in concentration, or in both, would be an unpatentable modification. Under some circumstances, however, changes such as these may impart patentablility to a process if the particular ranges claimed produce a new and unexpected result which is different in kind and not merely degree from the results of the prior art . . . such ranges are termed 'critical ranges' and the applicant has the burden of proving such criticality . . . More

Art Unit: 2823

particularly, where the general conditions of a claim are disclosed in the prior art, it is not-inventive to discover the optimum or workable ranges by routine experimentation."

In re Aller 105 USPQ 233, 255 (CCPA 1955). See also In re Waite 77 USPQ 586 (CCPA 1948); In re Scherl 70 USPQ 204 (CCPA 1946); In re Irmscher 66 USPQ 314 (CCPA 1945); In re Norman 66 USPQ 308 (CCPA 1945); In re Swenson 56 USPQ 372 (CCPA 1942); In re Sola 25 USPQ 433 (CCPA 1935); In re Dreyfus 24 USPQ 52 (CCPA 1934).

Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Claims 6-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murade, U.S. Patent No. 6,573, 955 B2, in view of Ishida.

Murade teaches a method for manufacturing an active matrix display device wherein the active matrix display device comprises a pixel portion and a driver portion, not shown, but described in col. 12, lines 14-20, formed on a same substrate, the pixel portion having a plurality of pixels each comprising a pixel thin film transistor and a display element and the driver portion having a plurality of driver thin film transistors for outputting a signal for driving each pixel in the pixel portion, necessary for creating a display, the method comprising the steps of:

Art Unit: 2823

in fig. 3A, selectively forming a metal layer 7 above the substrate 10 such that the metal layer is not formed over the formation region of the driver thin film transistor and is present over the formation region of the pixel thin film transistor, col. 10, lines 32-54;

in fig. 3B, forming, as a buffer layer, a silicon nitride film or a silicon oxide film 11 in over almost the entire surface of the substrate and covering the metal layer, col. 10, lines 55-63;

forming a polycrystalline semiconductor film 1 over the buffer layer above the formation region of the pixel thin film transistor and above the formation region of the driver thin film transistor, col. 10, lines 55-63; and

in fig. 3E, forming a gate electrode 2 above the obtained polycrystalline semiconductor film with a gate insulation film 12 therebetween to obtain a pixel thin film transistor and a driver thin film transistor each having, as an active layer, the polycrystalline semiconductor film obtained respectively in the formation region of the pixel thin film transistor and the formation region of the driver thin film transistor, col. 10, line 63 - col. 12, line 20.

Murade does not specify forming an amorphous film over a two layer buffer layer and then crystallizing with a laser beam, but Ishida does. Ishida teaches a method for manufacturing a semiconductor device comprising the steps of:

in fig. 6C, forming a metal layer 11 over a partial region of a transparent substrate 71;

in fig. 6E, forming a buffer layer 80 covering the metal layer;

forming an amorphous semiconductor film 63 above the buffer layer so that the

Art Unit: 2823

amorphous semiconductor film at least partially overlaps the formation region of the metal layer with the buffer layer therebetween and simultaneously forming a second amorphous semiconductor film above the non-formation region of the metal layer; and polycrystallizing the first, above metal layer 11, and second amorphous semiconductor films, above metal layer 12 through laser annealing to form a first polycrystalline semiconductor film and a second polycrystalline semiconductor film, and forming a polycrystalline semiconductor film 83, col. 8, line 12 - col. 9, line 8;

limitations from claim 7: a method for manufacturing a semiconductor device according to claim 1, wherein the buffer layer alleviates thermal leakage caused by thermal conduction in the metal layer during polycrystallization of the amorphous semiconductor film through laser annealing, due to the nitride layer 78 covered by an oxide layer 79, col. 8, lines 57-63;

limitations from claim 10: in fig. 5, a method for manufacturing a semiconductor device according to claim 1, wherein the polycrystalline semiconductor film 81 forms an active layer 93 of a thin film transistor, col. 7, lines 12 - 41;

limitations from claim 12: a method for manufacturing an active matrix display device according to claim 11, in fig. 5, wherein each pixel further comprises a storage capacitor SC, which has a first electrode electrically connected to the active layer of the pixel thin film transistor, and a second electrode of the storage capacitor is formed by the metal layer 12, col. 7, lines 53 - col. 8, line 11.

Art Unit: 2823

For claims 8-9, Ishida does not limit the thickness of the buffer film formed by the nitride layer 78 and the oxide layer 79, but leaves the practitioner to optimize these dimensions.

"Normally, it is to be expected that a change in temperature, or in concentration, or in both, would be an unpatentable modification. Under some circumstances, however, changes such as these may impart patentablility to a process if the particular ranges claimed produce a new and unexpected result which is different in kind and not merely degree from the results of the prior art . . . such ranges are termed 'critical ranges' and the applicant has the burden of proving such criticality . . . More particularly, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation."

In re Aller 105 USPQ 233, 255 (CCPA 1955). See also In re Waite 77 USPQ 586 (CCPA 1948); In re Scherl 70 USPQ 204 (CCPA 1946); In re Irmscher 66 USPQ 314 (CCPA 1945); In re Norman 66 USPQ 308 (CCPA 1945); In re Swenson 56 USPQ 372 (CCPA 1942); In re Sola 25 USPQ 433 (CCPA 1935); In re Dreyfus 24 USPQ 52 (CCPA 1934).

Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Art Unit: 2823

Any inquiry concerning this communication or earlier communications from the examiner should be directed to William M. Brewster whose telephone number is 571-272-1854. The examiner can normally be reached on Full Time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

16 April 2004

Vallim M. Breuston

WB